

A SIMPLIFIED METHOD FOR LIMITING CLOCK PULSE WIDTH

TECHNICAL FIELD

5 The present invention relates generally to the field of computer systems and, more particularly, to limiting pulse widths in a microprocessor clock.

BACKGROUND

10 Many digital devices from the simplest gate array to the most complex circuit board can require one or more clocks, and one or more clocking signals, for a variety of routine and critical processes. An example of a critical process is the feeding of signals from a processor to a bus. Without a precise timing mechanism, synchronizing the signals in the bus
15 would be impossible.

Another example is in memory arrays where nodes are pre-charged to a specific logic level. A clock signal is applied to access these nodes or to perform some other function. One concern circuit designers have is that if the clock signal is in the 'high' state for too long a duration, it can discharge
20 these pre-charged nodes or cause charge sharing between nodes and the logic value can be lost. Therefore, the goal is to limit the maximum pulse width of such signals that operate on latches, memory, etc.

25 Duty cycle distortion (DCD) and pulse-width distortion (PWD) are different names for the same problem. PWD can be defined as the difference between the pulse width of a 'high' output (representing a "1") and the pulse width of a 'low' output (representing a "0"). PWD causes a distortion in the
30 eye diagram, where the eye crossings are offset up or down from the vertical midpoint of the eye. (In digital

AUS920030577US1

communications, the "eye diagram" is used to visualize how the waveforms used to send multiple bits of data can potentially lead to errors in the interpretation of those bits).

PWD can be quantified by driving the system with a clock-like pattern (such as 1 0 1 0 ...), measuring the width of the 'high' and 'low' pulses, and then using the following equation:

$$PWD = \frac{[(longer\ pulse) - (shorter\ pulse)]}{2}$$

10 The most common causes of PWD are voltage offsets between the differential inputs and differences between the rise and fall times in the system.

Deviation from a reference standard, usually expressed in \pm ps (plus or minus picoseconds), can occur on the leading edge or the trailing edge of a signal. PWD can be induced and coupled onto a clock signal from many different sources and is usually not uniform over all frequencies. Excessive PWD can increase the bit error rate (BER) of a communication signal by incorrectly transmitting the data bit stream. This leads to a violation of frequency and amplitude, causing partial or complete circuit failure.

Previous attempts to solve PWD problems center on pulse width modulation (PWM), space vector modulation (SVM), feedback loops or signal clamping. Typically, these solutions contain a large number of discrete devices, and require one subsystem for controlling the pulse width and another for limiting the duty cycle. As a result, additional latency (time delay) is introduced in the overall circuit, offsetting some the gains in signal quality.

AUS920030577US1

The newest generations of ultra high density circuits also mandate lower device counts because of the requirements for additional system features in the architecture, the emphasis on lower power usage at increasing frequencies, and the inevitable power dissipation (heat) problems. Problems of current leakage, capacitance and signal contamination are magnified in all superscalar architectures.

As a result, there is a need for a pulse width limiting method for maintaining peak clock performance that solves some of the limitations of previous designs. The ideal circuit would solve the pulse width problem and reduce the device count, all without substantial change to the system architecture. Limiting the number of devices also allows for an increase in clock frequency, and higher frequency clocks are more efficient.

SUMMARY OF THE INVENTION

The present invention provides for controlling a pulse width generated by a clock. The pulse goes to a control circuit and is evaluated for validity. Valid pulses exit to the system. Invalid pulses are modified by a processing circuit, rechecked, further corrected if necessary, and then exit the system.

BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following Detailed Description taken in conjunction with the accompanying drawings, in which:

FIGURE 1 illustrates a prior art pulse width control buffer system;

AUS920030577US1

FIGURE 2 illustrates a representative waveform diagram depicting results of the prior art pulse width control buffer system;

FIGURE 3 diagrams the basic process flow of the present invention;

FIGURE 4 schematically depicts one embodiment of the generalized logical delay block and gate system limiting excessive pulse width;

FIGURE 5 schematically depicts one embodiment of the connection of a delay sub-block in a serial configuration;

FIGURE 6 schematically represents a train of sub-block delays contained in a delay and further depicted as part of the clock pulse width correction system;

FIGURE 7 illustrates an example of a corrected clock pulse waveform when a pulse width exceeds the maximum allowed pulse width (τ);

FIGURE 8 shows a clock pulse waveform for a specified maximum allowed pulse width τ that is larger than the CLK_IN pulse, resulting in the equation $\text{CLK_IN} = \text{CLK_OUT}$;

FIGURE 9 illustrates actual composite performance of the present invention within a circuit when pulse width of CLK_IN = τ ;

FIGURE 10 illustrates a simulation result at an input frequency of 10GHz and 50% duty cycle when the maximum allowable pulse width is set to ~400 picoseconds;

FIGURE 11 illustrates a simulation result at a frequency of 5GHz and 50% duty cycle when the maximum allowable pulse width is set to ~400 picoseconds;

FIGURE 12 illustrates a simulation result at a frequency of 1.25GHz and 50% duty cycle when the maximum allowable pulse width is set to ~400 picoseconds;

AUS920030577US1

FIGURE 13 illustrates a simulation result at a frequency of 1GHz and 50% duty cycle when the maximum allowable pulse width is set to ~400 picoseconds;

FIGURE 14 illustrates a simulation result at a frequency of 333MHz and 50% duty cycle when the maximum allowable pulse width is set to ~400 picoseconds; and

FIGURE 15 illustrates a simulation result at an input frequency of 167MHz and 50% duty cycle when the maximum allowable pulse width is set to ~400 picoseconds.

10

DETAILED DESCRIPTION

In the following discussion, numerous specific details are set forth to provide a thorough understanding of the present invention. However, those skilled in the art will appreciate that the present invention may be practiced without such specific details. In other instances, well-known elements have been illustrated in schematic or block diagram form in order not to obscure the present invention in unnecessary detail. Additionally, for the most part, details concerning network communications, electro-magnetic signaling techniques, and the like, have been omitted inasmuch as such details are not considered necessary to obtain a complete understanding of the present invention, and are considered to be within the understanding of persons of ordinary skill in the relevant art.

In the remainder of this description, a pulse limiting circuitry (PLC) may be a sole processor of digital logical operations for correcting clock signal variations in a device. The PLC may also be one of many processing units that share the clock signal according to some methodology or algorithm developed for a given computational device.

AUS920030577US1

All PLCs process instructions under variable voltage conditions that range from full voltage at design architecture maximum to zero voltage (wherein the PLC is processing no clock signal). For the remainder of this description, all
5 references to pulse limiting shall use the term "pulse limiting" whether the pulse limiter is the sole computational element in the device or whether the pulse limiter is sharing the signal conditioning function with other pulse limiters, unless otherwise indicated.

10 It is further noted that, unless indicated otherwise, all functions described herein may be performed in either hardware or software, or some combination thereof. In this representative system, however, the functions are performed by a block delay module and correction block, such as in a
15 computer or an electronic data processor, in accordance with code, such as computer program code, software, and/or integrated circuits that are coded to perform such functions, unless indicated otherwise.

Turning now to FIGURE 1, disclosed is a conventional pulse
20 width buffer control, using a plurality of subsystems. The composition and the function of the subsystems are as follows.

An irregular clock input 110 arrives from a source clock and enters a finite state machine 115, which functions as a frequency controller, allowing a single output signal for a
25 specified number of input signals. The finite state machine 115 is further connected to a rising or falling edge detector 120 that outputs a one shot train signal to the monostable trigger 125. The monostable trigger 125 is variably comprised of inverse logic gates and delay latches. This output signal
30 is the same frequency as the input signal, but significantly less than 50% duty cycle. Changes in voltage in a feedback

AUS920030577US1

loop, beginning at P100 (positive FET), further cleans the clock signal by forcing it to conform to an assumed ideal pulse shape. Inverters can perform the same function. The cleaned and conditioned signal is then passed independently to an inverter 135, and to an operational amplifier (OPAMP) 130.

The OPAMP 130 is typically a high gain amplifier, with the negative input receiving a predetermined reference voltage from outside the monostable trigger 125, and it is adjusted by the complementary signal difference between a reference voltage and the rising or falling edge detector voltage 120. This in turn adjusts the force voltage at P100. A final integrating circuit 140 blends the signal passed through the inverter 135 and the reference signal arriving at OPAMP 130 to obtain an average voltage equal to the design requirements of the system.

The essential complexity of this arrangement, to persons skilled in the art, is apparent. Each of the subsystems, taken separately or together, can introduce a 'high' degree of latency in the timing mechanism that can lead to serious routing or computational issues, particularly in micron level superscalar architectures.

Turning now to FIGURE 2, which shows a simulation test result for the prior art invention discussed above, the waveform is a result of a 50 MHz input clock with a ten percent and fifty percent duty cycle, respectively. The simulation waveform clearly indicates that the ten and eighty percent duty cycles were successfully corrected to an approximate fifty percent duty cycle output with stabilized pulse width. This comparison is important to the present invention in its degree of similarity when the comparison includes a count of the number of discrete items in the

AUS920030577US1

systems and their inherent effect of signal processing latency.

Turning now to FIGURE 3, illustrated is a diagram of the basic process flow of the present invention in a system 100. A digital clock 110 signal of any origin is introduced to a correction block 140. The correction block 140 references the clock signal to a leak detector 145. A clock hi/lo shuttle 160 shunts the clock signal to a block delay module 120, (employing a plurality of sub-blocks 122 to 128), inclusive, via an interconnect 179, if the clock pulse width is outside of the calculated limits. If not, the clock hi/lo shuttle 160 passes the acceptable signal as corrected clock output 180. A clock signal that is within the calculated limits bypasses the block delay module 120. The importance of establishing the maximum allowable value of the duty cycle of the clock signal which can pass, unchanged, to the clock output 180, is as follows.

Digital clock signals are represented in typical processor systems as a '1' or a '0', with '1' the high state (equal to one-half of the duty cycle [(also known as clock cycle)] and '0' as the low state or off state of the duty cycle. Usually, the concern of a system designer has to do with the amount of time the device or circuit is turned on (at a '1' or high state). Extended periods of time at high states can lead to various device and circuit disruptions such as premature node discharge and charge sharing (where two or more devices receive less than the charge each needs to perform some assigned function). At state of low or '0' is very similar to a wait state, and this device is not actively engaged in the system, thereby generally incapable of causing harm.

AUS920030577US1

Therefore, there exists a need to limit the maximum time a device is in the high state. Depending on the system design or application, a particular value of time, such as 90 picoseconds, is decided on as the maximum pulse width. In other words, if the period of the clock is such that clock in equals clock out, or is less than clock out, the device or application is driven correctly (or not at all, which is acceptable because 'not at all' would be the low state). Only clock pulse values that exceed pulse width time 'N' will be chopped. The exact amount of delay needed is established through installing some certain number of sub-block 124 delays that cascade in succession until the pulse width is made equal to or less than the original pulse.

Turning now to FIGURE 4, disclosed is a pulse width limiting system 100 having principally, a block delay module 120 and a correction block 140.

In FIGURE 4, those of ordinary skill in the art understand that a distinction is made between acceptable pulse widths and those that are unacceptable. All pulses that fail necessarily, by definition, cause the entire architecture that is clock cycle dependent to perform below specifications, or not work at all.

A primary purpose of passing the clock signal through the circuit is to clearly define when the clock pulse signal meets design specifications, as previously discussed in FIGURE 3. Logically, there is no purpose in conditioning every pulse that enters the system. At a minimum, at least one-half of the pulses will not negatively affect downstream devices, because low states generally have no deleterious affect on device or application operations. The device or application is only waiting for an energizing input. Furthermore, not every high

AUS920030577US1

state pulse is in a state of excessive width. In a well designed system, the types of pulse jitter leading to clock errors should be extremely low. As a result, a small minority of pulse will need conditioning (pulse width limiting). There is simply no purpose to tie up system resources and reintroduce the very latency that a low device count system, such as the present invention, purports to solve.

The selection of the division is dependent on a plurality of processor architecture design elements. However, it is preferential to place the pulse width limiting device in a location within close proximity to the clock, to take advantage of the decreased latency and provide conditioning to downstream elements. It can be modeled and coded in hardware or in software, or any number of modulated states can be asserted, and any number of clock pulses can be input or output. Generally, clock pulse width devices are hardware devices, as is in this exemplary system.

Furthermore, those of ordinary skill in the art understand that both the block delay module 120 and the correction block 140 can be logically and physically divided into segments or sectors for clock pulse control purpose. The segments or sectors at block delay module 120 and correction block 140 can contain a plurality of gates, registers and other logic devices in hardware. These devices may be switched by interrupt codes. Interrupt codes inform systems, sub-systems and related devices to stop processing their instructions.

Each delay sub-block (sub-block 122 to sub-block 128) has a delay associated with it, referenced as "t". Each sub-block is comprised of at least one NAND logic gate. Where there are two or more NAND gates, the gates are electrically connected

AUS920030577US1

in a serial arrangement. This is a NOT-AND circuit which is equal to an AND circuit followed by a NOT circuit. The outputs of all NAND gates are high if any of the inputs are low.

5 Furthermore, each delay element has two inputs and one output. For example, Delay 1 has two inputs, Vdd and CLK_OUT, and the output is Node 1. Delay 2 inputs consist of Node 1 and CLK_OUT, where the output is Node 2. Delay 3 has the two inputs of Node 2 and CLK_OUT, with an output at Node 3.
10 Finally, Delay 4 has inputs of Node 3 and CLK_OUT, while the output is through Node 'A'.

The logical description of each delay element in the present example is described as follows in Table 1.

In1	In2	Out
H	H	H
H	L	L
L	H	L
L	L	L
H= HIGH		L=LOW

Table 1

15

Delay Element Truth Table

However, this is only one matrix of several combinatorial arrangements. When the number of fixed elements is increased,
20 the size of the matrix will increase and so will the total number of combinatorial possibilities.

The largest frequency at which this architecture works is determined by the amount of time it takes to reset each delay element. In FIGURE 4, at each delay sub-block 1 to 4, the
25 time it takes to reset each block is equal to τ .

AUS920030577US1

That is, the signal delay (τ), as well as reset time (τ_{reset}), is made equal, though there is no physical or logical requirement to do so in order for the invention to work as designed. Signal delay over reset time can be made unequal.

5 It is only an expression of the desired outcome of the pulse width for devices using the associated clock pulse. In this example, the maximum allowable frequency of N CLK_IN 110 is given by $1/2\tau$.

In the following description of the logical implementation of the circuit, reference is made to metal oxide semi-conductor field effect transistors (MOSFETs) as 'M', numbered consecutively M1N through M1N1N. It is further noted that there is no particular design limitation on the number of MOSFETs, or similar digital devices, that are

10
15 incorporated in a particular pulse width limiter design.

MOSFETs are a special type of field-effect transistor (FET) that works by electronically varying the width of a channel along which charge carriers flow. The wider the channel, the better the device conducts. The charge carriers enter the channel at the source and exit via the drain. The width of the channel is controlled by the voltage on an electrode called the gate, which is located physically between the source and the drain and is insulated from the channel by an extremely thin layer of metal oxide.

20

There are two ways in which a MOSFET can function. The first is known as depletion mode. When there is no voltage on the gate, the channel exhibits its maximum conductance. As the voltage on the gate increases (either positively or negatively, depending on whether the channel is made of P-type or N-type semiconductor material), the channel conductivity

25
30 decreases. The second way in which a MOSFET can operate is

AUS920030577US1

called enhancement mode. When there is no voltage on the gate, there is, in effect, no channel and the device does not conduct. A channel is produced by the application of a voltage to the gate. The greater the gate voltage, the better the device conducts.

The MOSFET has certain advantages over the conventional junction FET, or JFET. Because the gate is insulated electrically from the channel, no current flows between the gate and the channel, no matter what the gate voltage (as long as it does not become so great that it causes physical breakdown of the metallic oxide layer). Thus, the MOSFET has practically infinite impedance. This makes MOSFETs useful for power amplifiers. In the present invention, the devices function primarily as high-speed switches.

When N CLK_IN 110 is 'high' (logical one), M1N is turned on, M3P is turned off and CLK_OUT is pulled 'low' (logical zero). CLK_OUT is one of the inputs of all the delay elements. When CLK_OUT is 'low', then all the delay elements are in the reset mode. That is, all their outputs are 'low'. Consequently, Node 'B' is 'high' and M7P is off. Since N CLK_IN 110 is also connected to M5N, when N CLK_IN 110 is 'high' node, FB is 'low' and M2N is off. Therefore, whenever N CLK_IN 110 is 'high', CLK_OUT is always 'low'.

Conversely, when N CLK_IN 110 is 'low', M1N is off and M3P is on. Also, M5N is off and M6P is on. Node 'B' is still 'high' and therefore M7P is off. Additionally, node FB is disconnected from either power supply (Vdd) or Ground (GND).

Barring leakage currents, node FB will retain its last value. That last value is 'low'. Therefore, M4P is on, M3P is on, and M1N and M2N are off. This means CLK_OUT 170 is

'high'. Under this condition, all the delay blocks are in the pulse width limit mode.

In other words, it takes $N\tau$ time for a signal from CLK_OUT 170 to propagate to Node 'A' where N is the number of delay elements while τ is the delay associated with each block. Therefore, after a time, $N\tau$ node 'A' becomes 'high' and Node 'B' becomes 'low'. This turns M7P on. Since M6P is on while M5N is off, node FB is connected to Vdd, i.e., FB becomes 'high'. When FB is 'high', M4P is off and M2N is on.

10 As a result, CLK_OUT 170 is pulled 'low'.

If the pulse width of N CLK_IN 110 $> N\tau$, then the maximum pulse width of CLK_OUT 170 is given by $N\tau$, where N CLK_IN is the inverse of CLK_IN, and N CLK_OUT is the inverse of CLK_OUT. Therefore, when the pulse width of N CLK_IN 110 $\leq N\tau$, N CLK_IN = N CLK_OUT.

15

The correction block 140 is at the front end of the system 100, accepting a first input of N CLK_IN 110. The correction block 140 is used to control or modify the behavior of node FB. When N CLK_IN 110 is 'high', M5N is on and node FB is connected to GND, i.e., FB is 'low'. Therefore, if the input needs no modification, the signal is returned from the clock hi/lo shuttle 160, to the interconnect 179, where it passes to the processor through N CLK_OUT.

20

When N CLK_IN 110 is 'low', M5N is off, M6P is on, and M7P is off for a time period equal to $N\tau$. During this period, node FB is essentially floating and, assuming no leakage, it will retain its last value ('high' or 'low'). However, if there is a substantial amount of leakage, for example, between M6P and M7P, then FB can be pulled up to Vdd prematurely.

25

To eliminate the risk that arises from the floating of node FB, a correction circuit is added. A floating node

30

AUS920030577US1

problem occurs when a node cannot detect a voltage applied across it, so the branch is electrically disconnected from the circuit for a time.

When N CLK_IN 110 is 'high', M6P and M9P are off. So any possible path between node FB and Vdd is disconnected and, since M5N is on, node FB is pulled down as required. When N CLK_IN 110 is 'low', M5N is off and both M6P and M8P are on. Because the last state of node FB is 'low', then via the inverter in the correction block, M10N is switched on. For the duration equal to $N\tau$, node B is 'high'. So, for that duration, M11N is also switched on. As a result, there is a direct path, via M10N and M11N, between node FB and GND. In other words, for the time duration equal to $N\tau$, node FB is not floating but is directly tied to GND as desired.

After $N\tau$ times have passed, node B is pulled 'low', M7P is on, M6P is on and M5N is off. Accordingly, there is a direct path between FB and Vdd, so FB is pulled 'high'. As node FB starts to pull towards Vdd, it accelerates the rate at which M9P is turned on and M10N is turned off. This is accomplished via the positive feedback path using the inverter. This further pulls node FB to Vdd.

Turning now to FIGURE 5, illustrated is an expanded view of one embodiment of the logical delay/gate connection schema. CLK_IN is connected electrically to the input of a representative delay block. The output of the delay block is electrically connected to a source of a NAND gate 1. CLK_IN is further connected, electrically and in an alternating manner, to the source input of the NAND gate 1 and the drain input of a parallel or successive NAND gate 2. One input to the last NAND gate in the series is always connected to Vdd. The outputs of NAND gate 1 and NAND gate 2 are affixed to

AUS920030577US1

input 2 and input 3 of NOR gate 1. NOR gate 1 functions as an inverter, converting the output of the NOR gate to logical low (zero state) when either output NAND gate 1 or NAND gate 2 is at logical high (one state).

5 Turning now to FIGURE 6, illustrated is an expanded view of a collection of representative delay sub-blocks, showing the relative connection of the elements to each other. Where τ is the total delay, the number of delay sub-blocks required, assuming each block's delay is τ/N , is N . The number of N sub-blocks can equal the total delay τ or not equal the total delay. Furthermore, it is not necessary that each delay block introduce identical delay. The total number of blocks and delay is dependent on the design architecture. Each of the delay sub-blocks, however, is itself, of fixed picoseconds
10 duration.

15 A controllable delay element fixes the maximum pulse width to a specified time period. The delay element has a reset input that is controlled by CLK_IN (as illustrated in FIGURE 4). The delay element consists of standard delay
20 latches (without the reset capability) that delay any input by an amount equal to a specified time period. If the up time of the input clock is larger than a specified time period, then the system architecture works in accordance to what is expected. That is, the maximum width of the pulses is limited
25 to a specified time period. If the input signal has an up time less than or equal to a specified time period, the entire signal goes through to the output.

30 To maintain the same frequency at the output as in the input, a reset component is added to the delay element. In the circuit architecture, the delay element is divided into smaller delay sub-blocks. Each delay sub-block is connected

AUS920030577US1

to adjacent delay sub-blocks when CLK_IN is 'high'. For any number of such delay sub-blocks, the delay of each block, assuming each block has identical delay, will be given by a specified time period divided by the number of blocks. When CLK_IN is 'low', each delay block is logically or electrically disconnected from adjacent delay blocks and is 'reset'.

CLK_IN is connected electrically to the input of each delay sub-block and to the source input of each NAND gate in series configuration with the delay sub-block (as described in FIGURE 4). Each delay sub-block is connected to an adjacent delay sub-block only when CLK_IN is 'high'. At CLK_IN 'low', each delay sub-block is first disconnected from the preceding delay sub-block and second, reset to zero. The maximum frequency performance of this circuit is directly proportional to the time it takes to reset each delay element. For a 50% duty cycle CLK_IN, the maximum allowable frequency is given by $1/2\tau_{\text{reset}}$, where τ_{reset} is the time it takes to reset each delay sub-block.

Turning now to FIGURE 7, illustrated is an example of a corrected clock pulse waveform. CLK_IN represents an input to a device requiring a clock signal, when the architecture limits the pulse to width τ . The period of the incoming pulse is $> 2\tau$. The τ time at 'low' at line 2 is equal to the 'high' at line CLK_OUT, which is the desired state.

Turning now to FIGURE 8, illustrated is a waveform example of the frequency performance of this architecture when the pulse width of CLK_IN = $< \tau$. Since τ is larger than the pulse width of CLK_IN, node 1 is always in the reset mode at logical one ('high'). This results in the desired state of CLK_OUT=CLK_IN.

Turning now to FIGURE 9, illustrated is an exemplary

composite performance of the circuit when the pulse width of CLK_IN = τ . Note the smooth continuity at the cross-over point within each waveform. There are no glitches created by the reset of the delay sub-blocks during τ_{reset} .

5 Turning now to FIGURES 10 through 15, inclusive, illustrated is a variety of spice simulation (developed in the early 70's). SPICE (Simulation Program with Integrated Circuit Emphasis, an electronic design and test simulator) results at frequencies ranging from 10GHz to 167MHz and 50%
10 duty cycle when the maximum pulse width is set to ~400 picoseconds. FIGURE 12 is particularly relevant to show that at the crossover frequency of $F=1.25\text{GHz}$, there is no significant pulse width distortion or other glitches. Of critical importance in the performance of this circuit is its
15 behavior at this cross over point. That is the instantaneous moment where the up time of CLK_IN is exactly equal to a maximum specified pulse width. Here, the circuit is operating at the edge of the 'pulse width limit' and 'no pulse width limit' modes. The circuit needs to behave such that crossing
20 back and forth between these two regions does not introduce undesired spurious signals at the output.

It is understood that the present invention can take many forms and implementations. Accordingly, several variations may be made in the foregoing without departing from the spirit
25 or the scope of the invention. The capabilities outlined herein allow for the possibility of a variety of design and programming models. This disclosure should not be read as preferring any particular design or programming model, but is instead directed to the underlying mechanisms on which these
30 design and programming models can be built.

Having thus described the present invention by reference to certain of its salient characteristics, it is noted that the features disclosed are illustrative rather than limiting in nature and that a wide range of variations, modifications, changes, and substitutions are contemplated in the foregoing disclosure and, in some instances, some features of the present invention may be employed without a corresponding use of the other features. Many such variations and modifications may be considered desirable by those skilled in the art based upon a review of the foregoing description. Accordingly, it is appropriate that the appended claims be construed broadly and in a manner consistent with the scope of the invention.